A robust design for fully-silicided electrostatic discharge protection devices in sub-100 nm CMOS circuit era | IEEE Conference Publication | IEEE Xplore