Nested loops optimization for multiprocessor architecture design | IEEE Conference Publication | IEEE Xplore