Synergistic TLBs for High Performance Address Translation in Chip Multiprocessors | IEEE Conference Publication | IEEE Xplore