Practical test architecture optimization for system-on-a-chip under floorplanning constraints | IEEE Conference Publication | IEEE Xplore