Low-leakage and process-variation-tolerant write-read disturb-free 9T SRAM cell using CMOS and FinFETs | IEEE Conference Publication | IEEE Xplore