Soft error reduction through gate input dependent weighted sizing in combinational circuits | IEEE Conference Publication | IEEE Xplore