Post-synthesis sleep transistor insertion for leakage power optimization in clock tree networks

Post-synthesis sleep transistor insertion for leakage power optimization in clock tree networks | IEEE Conference Publication | IEEE Xplore