Assessing chip-level impact of double patterning lithography | IEEE Conference Publication | IEEE Xplore