Strain Silicon Optimization for Memory and Logic in Nano-Scale CMOS | IEEE Conference Publication | IEEE Xplore