Dimple-array interconnect technique for packaging power semiconductor devices and modules | IEEE Conference Publication | IEEE Xplore