Memory access pattern-aware DRAM performance model for multi-core systems | IEEE Conference Publication | IEEE Xplore