Ultra-low power Digital System Design using Sub-threshold logic styles | IEEE Conference Publication | IEEE Xplore