Parallel Implementation Technique of Digital Equalizer for Ultra-High-Speed Wireline Receiver | IEEE Conference Publication | IEEE Xplore