Logic-on-logic partitioning techniques for 3-dimensional integrated circuits | IEEE Conference Publication | IEEE Xplore