Home  |   Login  |   Logout  |   Access Information  |   Alerts  |   Purchase History  |   Cart  |   Sitemap  |   Help   
 
CrossRef Search
BROWSE SEARCH IEEE XPLORE GUIDE SUPPORT
You requested this document:
1. Hardware architecture and trade-offs for generic inversion of one-way functions
Mukhopadhyay, S.; Sarkar, P.;
Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on
21-24 May 2006 Page(s):4 pp.
Abstract:

Time-memory trade-off (TMTO) is a twenty five years old technique for inverting one-way functions. The most feasible implementation of TMTO is in special purpose hardware. Till date the work on hardware architecture for TMTO has been somewhat sketchy. In this paper, we describe a systematic architecture for implementing TMTO. We break down the offline and online phases into simpler tasks and identify opportunities for pipelining and parallelism. This results in a sufficiently detailed top-level architecture. To the best of our knowledge, such architecture does not appear in the literature.
Abstract | Full Text: PDF(4968 KB)    IEEE CNF
 
» Key
IEEE JNL IEEE Journal or Magazine
IEE JNL IEE Journal or Magazine
IEEE CNF IEEE Conference Proceeding
IEE CNF IEE Conference Proceeding
IEEE STD IEEE Standard
 
 
Indexed by IEE Inspec
© Copyright 2008 IEEE – All Rights Reserved