 |
|
|
|
|
|
|
You requested this document: |
|
|
|
|
|
|
|
|
|
|
1. |
A novel semi-MASH sub-stage for high-order cascade sigma-delta modulators
Chon-In Lao; Seng-Pan U; Martins, R.P.;
Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on
23-26 May 2005
Page(s):3095
-
3098 Vol. 4
Abstract:
This paper presents a novel architecture for a high-order cascade oversampling modulator: semi-MASH based on the application of stage feedback within each stage and using appropriate error cancellation logic to spread the noise transfer function (NTF) zero to extend the signal-to-quantization noise ratio (SNQR). Moreover, minimum-noise-shaping-per-stage keeps 0dB overload region regardless of the stage number. An 8/spl times/OSR 5th order 1.5-bit semi-MASH design (1+1-1+1-1mb) is presented as an example achieving 81 dB peak SNQR and 88 dB SFDR. More than 14 dB SNQR and 12 dB SFDR are gained by spreading the NTF zero. Behavioral simulations with MATLAB and SIMULINK demonstrate the good performance of the proposed architecture.
|
|
|
|
|
Abstract
| Full Text:
PDF(368 KB)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
Key |
|
|
|
|
|
IEEE
Journal or Magazine |
|
|
IEE Journal
or Magazine |
|
|
IEEE Conference
Proceeding |
|
|
IEE Conference
Proceeding |
|
|
IEEE Standard |
|
|
|
| |
| |
|
|
|
|
|
|
|
|
Cart
