A low power FPGA routing architecture | IEEE Conference Publication | IEEE Xplore