Logic synthesis for PLA with 2-input logic elements | IEEE Conference Publication | IEEE Xplore