Output Phase Assignment for Area and Power Optimization in Multi-level Multi-output Combinational Logic Circuits | IEEE Conference Publication | IEEE Xplore