Vertically stacked nanowire MOSFETs for sub-10nm nodes: Advanced topography, device, variability, and reliability simulations | IEEE Conference Publication | IEEE Xplore