A 16-bit/spl times/16-bit 1.2 /spl mu/ CMOS multiplier with low latency vector merging | IEEE Conference Publication | IEEE Xplore