An Architecture To Test Random Access Memories | IEEE Conference Publication | IEEE Xplore