Improving neural hardware performance with network structural design guidelines | IEEE Conference Publication | IEEE Xplore