A new VLSI architecture of a hierarchical motion estimator for low bit-rate video coding | IEEE Conference Publication | IEEE Xplore