FPGA implementation of an efficient router architecture based on DMC | IEEE Conference Publication | IEEE Xplore