Design of two dimensional reconfigurable cache memory using FPGA | IEEE Conference Publication | IEEE Xplore