Utilization of multi-bit flip-flops for clock power reduction | IEEE Conference Publication | IEEE Xplore