Delay insensitivity verification of bit-level pipelined systolic arrays in dual-rail treshold logic | IEEE Conference Publication | IEEE Xplore