Temporal and System Level Modifications for High Speed VLSI Implementations of Cryptographic Core | IEEE Conference Publication | IEEE Xplore