Low-power logic styles for full-adder circuits | IEEE Conference Publication | IEEE Xplore