Performance Analysis of Multifarious Programmable Gate Array Architecture for Vedic Multiplier | IEEE Conference Publication | IEEE Xplore