A multiplier less VLSI architecture of modified lifting based 1D/2D DWT using speculative adder | IEEE Conference Publication | IEEE Xplore