Realization of systolic array using ternary reversible gates | IEEE Conference Publication | IEEE Xplore