Parallel pipelined histogram architecture via C-slow retiming | IEEE Conference Publication | IEEE Xplore