Test-wrapper optimization for embedded cores in TSV-based three-dimensional SOCs | IEEE Conference Publication | IEEE Xplore