A model for comparing synchronization strategies for parallel logic-level simulation | IEEE Conference Publication | IEEE Xplore