Systolic architectures for deconvolution algorithms | IEEE Conference Publication | IEEE Xplore