Clock buffer placement algorithm for wire-delay-dominated timing model | IEEE Conference Publication | IEEE Xplore