On the design of robust testable CMOS combinational logic circuits | IEEE Conference Publication | IEEE Xplore