Improving autonomous soft-error tolerance of FPGA through LUT configuration bit manipulation | IEEE Conference Publication | IEEE Xplore