PAHLS: towards run-time synthesis for FPGAs | IEEE Conference Publication | IEEE Xplore