Low power aging-aware register file design by duty cycle balancing | IEEE Conference Publication | IEEE Xplore