Timing-constrained I/O buffer placement for flip-chip designs | IEEE Conference Publication | IEEE Xplore