A formal semantics for Verilog-VHDL simulation interoperability by abstract state machine | IEEE Conference Publication | IEEE Xplore