David Hwang
ABSTRACT
This paper describes a case study and design flow of a secure embedded system called ThumbPod, which uses cryptographic and biometric signal processing acceleration. It presents the concept of HW/SW acceleration transparency, a systematic method to accelerate Java functions in both software and hardware. An example of acceleration transparency for a Rijndael encryption function is presented. The embedded prototype hardware platform is also described. Acceleration transparency yields software and hardware performance gains of 333X.
- http://www.ivgroup.ee.ucla.edu/thumbpodGoogle Scholar
- http://www.nist.gov/aesGoogle Scholar
- http://www-106.ibm.com/developerworks/javaGoogle Scholar
- H. Kuo, P. Schaumont, and I. Verbauwhede, "A 2.29 Gbits/sec, 56 mW non-pipelined Rijndael AES encryption IC in a 1.8 V, 0.18 um CMOS technology," Proc. 2002 Custom Integrated Circuits Conference, pp. 147--50, May 2002.Google Scholar
- S. Vercauteren, B. Lin, and H. De Man, "Constructing application-specific heterogeneous embedded architectures from custom HW/SW applications," Proc. 33rd DAC, pp. 521--6, June 1996. Google ScholarDigital Library
- J. Rowson and A. Sangiovanni-Vincentelli, "Interface-based design," Proc. 34th DAC, p.178--83, June 1997. Google ScholarDigital Library
- D. Culler, J. Hill, P. Buonadonna, R. Szewczyk, and A. Woo, "A network-centric approach to embedded software for tiny devices," EMSOFT 2001 (First International Workshop on Embedded Software), Oct. 2001. Google ScholarDigital Library
- M. Sgroi et al., "Addressing system-on-a-chip interconnect woes through communication-based design," Proc. 38th DAC, pp 667--72, June 2001. Google ScholarDigital Library
- T. Callahan, J.Hauser, and J. Wawrzynek, "The Garp architecture and C compiler," IEEE Computer, April 2000. Google ScholarDigital Library
- J. Gaisler, The LEON2 IEEE-1754 (SPARC V8) Processor, http://www.gaisler.com.Google Scholar
- P. Schaumont, I. Verbauwhede, "Domain-specific codesign for embedded security," IEEE Computer, pp. 68--74, April 2003. Google ScholarDigital Library
- S. Ravi, A. Raghunathan, N. Potlapally, M. Sankaradass, "System Design Methodologies for a Wireless Security Processing Platform", Proc. 2002 Design Automation Conference, pp. 777--782, June 2002. Google ScholarDigital Library
- http://www.itl.nist.gov/iad/894.03/databases/defs/nist_nfis.htmlGoogle Scholar
Index Terms
- Design flow for HW / SW acceleration transparency in the thumbpod secure embedded system
Recommendations
Domain-Specific Language for HW/SW Co-design for FPGAs
DSL '09: Proceedings of the IFIP TC 2 Working Conference on Domain-Specific LanguagesThis article describes FSMLanguage, a domain-specific language for HW/SW co-design targeting platform FPGAs. Modern platform FPGAs provide a wealth of configurable logic in addition to embedded processors, distributed RAM blocks, and DSP slices in order ...
HW/SW co-design for public-key cryptosystems on the 8051 micro-controller
It is a challenge to implement large word length public-key algorithms on embedded systems. Examples are smartcards, RF-ID tags and mobile terminals. This paper presents a HW/SW co-design solution for RSA and Elliptic Curve Cryptography (ECC) over GF(p) ...
FPGA implementation of a HW/SW platform for multimedia embedded systems
This paper presents a HW/SW platform for embedded video system. It has been designed around an embedded RISC processor and FPGA technologies and provides video input and output interfaces. The configurable platform has been used to implement a real time ...
Comments