A 40-nm low-power SRAM with multi-stage replica-bitline technique for reducing timing variation | IEEE Conference Publication | IEEE Xplore