Circuit solutions on ESD protection design for mixed-voltage I/O buffers in nanoscale CMOS | IEEE Conference Publication | IEEE Xplore