A high-speed, low-power 3D-SRAM architecture | IEEE Conference Publication | IEEE Xplore