Formal verification of self-testing properties of combinational circuits | IEEE Conference Publication | IEEE Xplore