A 952MS/s Max-Log MAP Decoder Chip using Radix-4 × 4 ACS Architecture | IEEE Conference Publication | IEEE Xplore